We report on extremely scaled down tri-gate RF MOSFETs utilizing lateral nanowires as the channel, with gate length and nanowire width both of 20 nm. These devices exhibit simultaneous extrapolated ft and fmax of 275 and 400 GHz at VDS = 0.5 V, which is the largest combined ft and fmax, as well as the largest fmax reported for all III-V MOSFET.
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We report on extremely scaled down tri-gate RF MOSFETs utilizing lateral nanowires as the channel, with gate length and nanowire width both of 20 nm. These devices exhibit simultaneous extrapolated ft and fmax of 275 and 400 GHz at VDS = 0.5 V, which is the largest combined ft and fmax, as well as the largest fmax reported for all III-V MOSFET.
Introduction: Tri-gate (or non-planar) MOSFETs for RF-applications are motivated by that the use of a high-k oxide, rather than a semiconductor barrier (as in HEMTs) allows for higher gate capacitance in the MOSFET [1] [2] . Furthermore, the tri-gate architecture improves short-channel effects, allowing for shorter gate length, LG, without degradation of performance due to short-channel effects. Both these points enable higher ideal transconductance, gm, in MOSFETs compared to HEMTs, assuming similar electron mobility. In fact, stateof-the-art III-V MOSFET devices exhibit gm larger than that of record HEMTs, although they presently do not allow RF-compatible device designs [3] [4] [5] .
In this work, we present RF-compatible tri-gate In0.85Ga0.15As MOSFETs utilizing lateral nanowires (NWs) as the channel. Compared to our previous work, we have here further scaled down device dimensions, LG and nanowire width, WNW [6] . This enables higher gm at VDS = 0.5 V, which significantly improves ft/fmax from 220/305 GHz to 275/400 GHz. The combined ft and fmax, as well as the fmax of these devices represent the highest reported values for all III-V MOSFETs. Fabrication: The device fabrication process is similar to what has been described elsewhere [7] . The device channel consists of 200 lateral In0.85Ga0.15As nanowires, formed by selective area MOCVD growth on (100) InP:Fe (S.I.) substrate, split over two gate fingers. The nanowire width is 20 nm, and the height is 11 nm. The S/D highly doped regions are formed by a second MOCVD growth step of 40 nm n + In0.63Ga0.37As/100 nm InP with in-situ Sn-doping (ND = 5×10 19 cm -3 ) in the doped layer (Fig. 1a) . Subsequently, 1 nm/5 nm Al2O3/HfO2 is deposited by ALD and Ti/Pd/Au by thermal evaporation, forming the gate stack. The regrown 100 nm InP is selectively etched by an HCl solution leaving a T-gate. S/D and pad metallization of Ti/Pd/Au completes the process (Fig. 1b) .
Results: Fig. 2a shows transfer characteristics of a device with LG = 20 nm measured at DC with a Keithley 4200 semiconductor characterization system. All data is normalized to the total gated periphery of the NWs (7 µm). At VDS = 0.5 V, peak gm is 2.1 mS/µm. Fig. 2b shows the scaling behaviour of peak gm and on-resistance Ron versus LG. Ron reaches 220 Ωµm at LG = 20 nm. The total access resistance is estimated to 130 Ωµm from transmission line measurements.
RF-measurements where performed at 40 MHz to 67 GHz with an Agilent E8361A vector network analyser. On-chip pad de-embedding as well as off-chip two-port load-reflect-reflect-match calibration was performed. The total pad capacitances were approximately 20 fF. A small-signal model was determined from the measured Sparameters, with a good fit to the measurement data [8] . Fig. 3 shows measured and modelled (dashed traces) unilateral power gain |U|, current gain |h21| 2 and maximum available/stable gain (|MAG| and |MSG|) for a device with LG = 20 nm. Extrapolated cut-off frequency ft is 275 GHz and maximum oscillation frequency fmax is 400 GHz.
Fig. 3 Measured and modelled (dashed traces) gain of an LG = 20 nm device at VDS = 0.5 V.
The small-signal model, which is similar to that in [6] , includes both the effect of border traps in the oxide, and impact ionization. Border traps are modelled using the distributed border trap model in [9] . Border traps introduce a frequency-dependency to gm and gd, as well as a frequencydependent oxide loss, and explain the -10 dB slope of |U| versus f [10] . Fig. 4a shows gm,peak for an LG = 20 nm device extracted from the smallsignal model at DC and 67 GHz (RF). gm,peak increases by approximately 13% in the latter case, to a maximum of 2.9 mS/µm at VDS = 1.25 V, which is attributable to that trap responses are partially disabled at high frequency.
The effective gate resistance is ~5 Ω, and the source and drain resistances are ~2 Ω. The gate-to-source and gate-to-drain capacitances, CGS and CGD, are shown in Fig. 4b . At VDS = 0.5 V, the total gate capacitance CGS + CGD is 15 fF at peak gm. This includes both the parasitic capacitance from the source and drain gate overlaps, and the intrinsic gate capacitance. The latter is estimated as Cgg,int = (2/3)WLCox/(Cq + Cox), with the quantum capacitance Cq = q 2 m * /πħ 2 , which is ~2 fF with m* = 0.04m0. Thus, RF-performance is primarily limited by the parasitic overlap capacitance, which can be lowered by implementation of source and drain spacers. b Gate-to-source, CGS, and gate-to-drain, CGD, capacitances measured at different VDS. Fig. 5 shows a benchmark of ft, fmax and the geometric mean √ × (dashed traces) for state-of-the-art III-V MOSFETs [11] [12] [13] [14] [15] [16] [17] [18] . The geometric mean is 330 GHz for these devices, which is the highest reported value for a III-V MOSFET. Squares show planar devices, and triangles show non-planar devices. 
Conclusion:
We have demonstrated LG = 20 nm In0.85Ga0.15As tri-gate MOSFETs with record high-frequency performance, ft = 275 GHz and fmax = 400 GHz at VDS = 0.5 V.
